Technology Member Organisations
Joint Design-Time and Post-Silicon Minimization of Parametric Yield Loss using Adjustable Robust Optimization
SAT Sweeping with Local Observability Don't-Cares
Power Grid Physics and Implications for CAD
On Symbolic Model Order Reduction
IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION
