The IEEE Council on EDA organizes a Distinguished Speaker Series. Each lecture features the winners of the Best Paper Awards of the Design Automation Conference (DAC), the International Conference on Computer Aided Design (ICCAD), and the IEEE Transactions on Computer Aided Design (TCAD), or some other key topic relevant for our community.The presenters are invited to give an in-depth presentation of their work, going beyond the published paper and conference talk. Each lecture either takes place in front of a live audience of experts or is captured in a studio setting. The video taped lectures are posted on this web site.
| Beyond von Neumann computing | DAC 2010, Anaheim, CA | ![]() |
||||
| The Smart Grid for the 21st Century | ICCAD 2009, San Jose | ![]() |
||||
| Frontiers in Research and Education in Computing: A View from the National Science Foundation | DAC 2009 Reception, San Francisco | ![]() |
||||
| Optimization-based Framework for Simultaneous Circuit-and-System Design-space Exploration of Analog/Mixed-Signal Front-ends: A High-speed Link Example | Studio | ![]() |
||||
| IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization in Processors | Studio | ![]() |
||||
| Biology and the Environment: Frontiers for EDA? | ICCAD 2008, San Jose | ![]() |
||||
| Parallel Transient Simulation on Multicore Shared-Memory Machines | Studio | ![]() |
||||
| Perspectives on and EDA Career | DAC 2008 Reception, Anaheim | ![]() |
||||
| System-Level Thermal Aware Design | Studio | ![]() |
||||
| Period Optimization for Hard Real-Time Distributed Automotive Systems | Studio | ![]() |
||||
| On Symbolic Model Order Reduction | Studio | ![]() |
||||
| Joint Design-Time and Post-Silicon Minimization of Parametric Yield Loss using Adjustable Robust Optimization | Studio | ![]() |
||||
| SAT Sweeping with Local Observability Don't-Cares | Studio | ![]() |
||||
| Power Grid Physics and Implications for CAD | Studio | ![]() |
||||
| A Discussion of Professional Ethics | ICCAD 2006, San Jose | ![]() |
||||
| Embedded Deterministic Test | DAC 2006 Reception, San Francisco | ![]() |
||||
| FastSies: A Fast Stochastic Integral Equation Solver for Modeling the Rough Surface Effects | Cadence HQ, 2655, Seely Av. Building 5, San Jose | ![]() |








IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION






